Simulate the output of the design from Prob. 3-18 using SPICE or similar. Use the standard op-amp model (in the analog library and which has  $\pm 15$  V output limits) in your simulation. Plot the output and capacitor voltages for at least four periods.