## NMOS example problems

| off | ohmic (linear) | saturation |
| :---: | :---: | :---: |
| $V_{G S}<V_{T}$ | $v_{G S} \geq V_{T}$ <br> $v_{D S}<v_{G S}-V_{T}$ | $v_{G S} \geq V_{T}$ <br> $v_{D S} \geq v_{G S}-V_{T}$ |
| $i_{D}=0$ | $i_{D}=K_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]$ | $i_{D}=K_{n}\left[v_{G S}-V_{T}\right]^{2}$ |

$$
K_{n}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}
$$




## Example 1

For the circuit shown, use the the NMOS equations to find $i_{D}$ and $v_{D S}$.

For the NMOS, $V_{T}=1 \mathrm{~V}$ and $K_{n}=0.5 \mathrm{~mA} / \mathrm{V}^{2}$.

We see that


$$
v_{G S}=V_{G G}=5 \mathrm{~V}>V_{T} \rightarrow \text { the } \mathrm{NMOS} \text { is on. }
$$

Guess that the transistor is in saturation.

$$
\begin{aligned}
i_{D} & =K_{n}\left(v_{G S}-V_{T}\right)^{2} \\
& =\left(0.5 \mathrm{~mA} / \mathrm{V}^{2}\right)(5 \mathrm{~V}-1 \mathrm{~V})^{2}=8 \mathrm{~mA} \\
v_{D S} & =V_{D D}-i_{D} R_{D}=15 \mathrm{~V}-(8.0 \mathrm{~mA})(1 \mathrm{k} \Omega)=7 \mathrm{~V} \\
v_{G S} & -V_{T}=4 \mathrm{~V} \\
v_{D S} & >v_{G S}-V_{T} \rightarrow \text { saturation confirmed. Q.E.D. }
\end{aligned}
$$

## Example 2

For the circuit shown, use the the NMOS equations to find $i_{D}$ and $v_{D S}$. (This looks a lot like Example 1, but the resistor connected to the source will change things.)
For the $\mathrm{NMOS}, V_{T}=1.0 \mathrm{~V}$ and $K_{n}=0.5 \mathrm{~mA} / \mathrm{V}^{2}$.
First, is the transistor on? The problem is that $v_{G S}=v_{G}-v_{S}$, and $v_{S}=i_{D} R_{S}$. Since we don't yet know $i_{D}$, we don't know the value of $v_{G S}$.


To help decide the issue, we could guess that the transistor is off, meaning that we are assuming $v_{G S}<V_{T}$. However, if the NMOS is off, then $i_{D}=0$. This makes $v_{G S}=V_{G G}-i_{D} R_{S}=V_{G G}=5 \mathrm{~V}$. This is greater than $V_{T}$, meaning that the transistor should be on - in exact contradiction to the assumption of the transistor being off. So the transistor must be on.
Next, is the NMOS in saturation or ohmic? Here we can't even make a logical argument as we did in deciding on or off. So we must guess let's guess saturation and see what happens.

## Example 2 (cont.)

If the transistor is in saturation

$$
i_{D}=K_{n}\left(v_{G S}-V_{T}\right)^{2} .
$$

Also, we know that $v_{G S}=V_{G G}-i_{D} R_{S}$. Inserting into the saturation current equation:

$$
i_{D}=K_{n}\left(V_{G G}-i_{D} R_{S}-V_{T}\right)^{2}
$$

This is a quadratic equation for $i_{D}$. If we have the right type of calculator, we could type in this equation and hit "solve" to get the values (plural!) for $i_{D}$. Or we can limber up our algebra muscles and solve the old fashioned way. First expand the square: (Treat $V_{G G}-V_{T}$ as as single constant.)

$$
i_{D}=K_{n}\left[\left(i_{D} R_{S}\right)^{2}-2\left(i_{D} R_{S}\right)\left(V_{G G}-V_{T}\right)^{2}-\left(V_{G G}-V_{T}\right)^{2}\right]
$$

Re-arranging and gathering terms:

$$
i_{D}^{2}-\left[2\left(\frac{V_{G G}-V_{T}}{R_{S}}\right)+\frac{1}{K_{n} R_{S}^{2}}\right] i_{D}+\left(\frac{V_{G G}-V_{T}}{R_{S}}\right)^{2}=0
$$

## Example 2 (cont.)

Now, using our old-fashioned calculator (Or slide rule. Or abacus. Or fingers and toes.), we can plug in the numbers.

$$
i_{D}^{2}-(10 \mathrm{~mA}) i_{D}+16 \mathrm{~mA}^{2}=0
$$

(Note the units on the third term.)
Use the quadratic formula to find

$$
i_{D}=2 \mathrm{~mA} \text { or } i_{D}=8 \mathrm{~mA}
$$

So another conundrum: Which is it? Or both?

$$
\begin{aligned}
& a x^{2}+b x+c=0 \\
& x=-\frac{b \pm \sqrt{b^{2}-4 a c}}{2 a} \\
& \text { If } a=1: \\
& x=-\frac{b}{2} \pm \sqrt{\left(\frac{b}{2}\right)^{2}-c}
\end{aligned}
$$

The correct solution must be consistent with the NMOS being on and in saturation. Only one root will meet both conditions. Start with $i_{D}=8 \mathrm{~mA}$. In that case, $v_{G S}=V_{G G}-i_{D} R_{S}=5 \mathrm{~V}-(8 \mathrm{~mA})(1 \mathrm{k} \Omega)=-3 \mathrm{~V}$. This is (a lot) less than $V_{T}$. The larger root fails the "on" test rather badly.
Now consider $i_{D}=2 \mathrm{~mA}$. In that case, $v_{G S}=3 \mathrm{~V}>V_{T}$. So the NMOS is clearly on. Next, $v_{D S}=V_{D D}-i_{D} R_{D}-i_{D} R_{S}=15 \mathrm{~V}-2 \mathrm{~V}-2 \mathrm{~V}=11 \mathrm{~V}$, which is clearly bigger than $v_{G S}-V_{T}=2 \mathrm{~V}$. The saturation assumption is also confirmed. So the correct answers are:

$$
i_{D}=2 \mathrm{~mA} \text { and } v_{D S}=11 \mathrm{~V}
$$

## Example 3

For the circuit shown, find $i_{D}$ and $v_{D S}$. Calculate the power being dissipated in the NMOS and the resistor.

For the $\mathrm{NMOS}, V_{T}=1 \mathrm{~V}$ and $K_{n}=0.5 \mathrm{~mA} / \mathrm{V}^{2}$.
We start by noting that the gate is tied to the drain - the NMOS is now essentially a term-terminal device. As always, there is no current flowing into the gate. Given the connections, is obvious that $v_{G S}=v_{D S}$. This means that the NMOS can either be off or in saturation. It cannot be in
 the ohmic mode of operation - with gate tied to drain, $v_{D S}$ is always bigger than $v_{G S}-V_{T}$.

Then, by the same argument used in Example 2, we know that the NMOS must be on. If the NMOS must be on and it can't be in ohmic, then it must be operating in saturation:

$$
i_{D}=K_{n}\left(v_{G S}-V_{T}\right)^{2}
$$

and

$$
v_{G S}=V_{D D}-i_{D} R_{S} .
$$

## Example 3 (cont.)

Putting the two equations together,

$$
i_{D}=K_{n}\left(V_{D D}-i_{D} R_{S}-V_{T}\right)^{2}
$$

We have almost the same situation as seen in example 2. We could plug the above into a calculator and solve. Or we can do a bit of algebra.

$$
i_{D}=K_{n}\left[\left(i_{D} R_{S}\right)^{2}-2\left(i_{D} R_{S}\right)\left(V_{D D}-V_{T}\right)-\left(V_{D D}-V_{T}\right)^{2}\right]
$$

Re-arranging and gathering terms:

$$
i_{D}^{2}-\left[2\left(\frac{V_{D D}-V_{T}}{R_{S}}\right)+\frac{1}{K_{n} R_{S}^{2}}\right] i_{D}+\left(\frac{V_{D D}-V_{T}}{R_{S}}\right)^{2}=0
$$

Plugging in numbers:

$$
i_{D}^{2}-(30 \mathrm{~mA}) i_{D}+196 \mathrm{~mA}^{2}=0
$$

Using the quadratic equation to find the two roots:

$$
i_{D}=9.61 \mathrm{~mA} \text { or } i_{D}=20.39 \mathrm{~mA} .
$$

## Example 3 (cont.)

We begin to recognize the pattern that will be common with MOSFETs - the solution will involve a quadratic equation with two possible roots. We must find the one root that is consistent with either what we already know or what we have assumed. In this case, the correct current must be consistent with the NMOS being on and in saturation.
If $i_{D}=20.39 \mathrm{~mA}$, then,
$v_{G S}=V_{D D}-i_{D} R_{S}=15 \mathrm{~V}-(20.39 \mathrm{~mA})(1 \mathrm{k} \Omega)=-5.39 \mathrm{~V}$.
If this were the case, the NMOS should be off. The NMOS cannot be both on and off at the same time, so this case fails the consistency test.
If $i_{D}=9.61 \mathrm{~mA}$, then, $v_{G S}=15 \mathrm{~V}-(9.61 \mathrm{~mA})(1 \mathrm{k} \Omega)=5.39 \mathrm{~V}$. So the NMOS is clearly on. This the correct value for the current. And we know that the NMOS must be in saturation because $v_{D S}=v_{G S}$, so no need to check that. Finally:

$$
\begin{aligned}
& P_{N M O S}=v_{D S} \cdot i_{D}=(5.39 \mathrm{~V})(9.61 \mathrm{~mA})=51.8 \mathrm{~mW} \\
& P_{R S}=i_{D}{ }^{2} \cdot R_{S}=92.4 \mathrm{~mW}
\end{aligned}
$$

## Example 4

For the circuit shown, find $i_{D}$ and $v_{D S}$.
For the NMOS, $V_{T}=1 \mathrm{~V}$ and $K_{n}=0.5 \mathrm{~mA} / \mathrm{V}^{2}$.
This looks just like Example 1 - the only change change is in the value of $R_{D}$. this should easy.

As in Example 1

$$
v_{G S}=V_{G G}=5 \mathrm{~V}>V_{T} \rightarrow \text { the } \mathrm{NMOS} \text { is on. }
$$



Assuming that the transistor is in saturation.

$$
\begin{aligned}
i_{D} & =K_{n}\left(v_{G S}-V_{T}\right)^{2} \\
& =\left(0.5 \mathrm{~mA} / \mathrm{V}^{2}\right)(5 \mathrm{~V}-1 \mathrm{~V})^{2}=8 \mathrm{~mA} \\
v_{D S} & =V_{D D}-i_{D} R_{D}=15 \mathrm{~V}-(8.0 \mathrm{~mA})(10 \mathrm{k} \Omega)=-65 \mathrm{~V}
\end{aligned}
$$

Whoa! Whoa! Whoa! There is a serious problem here. This value of $v_{D S}$ is not consistent with being in saturation. Also, how could we possibly have -65 V when there are only positive power supplies?

Apparently the NMOS is not in saturation.

## Example 4 (cont.)

The NMOS must be on, and if it is not in saturation, it must be operating in the ohmic (linear) mode. Using the ohmic equation:

$$
i_{D}=K_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]
$$

We don't know either $i_{D}$ or $v_{D S}$, so we will need a second equation. Fortunately, one is readily available. Write a node-voltage equation at the drain node.

$$
i_{D}=\frac{V_{D D}-v_{D S}}{R_{D}}
$$

Setting the two equal eliminates $i_{D}$ and gives us a quadratic equation for $v_{D S}$.

$$
\frac{V_{D D}-v_{D S}}{R_{D}}=K_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]
$$

We could plug into a calculator and solve. Or turn the algebra crank:

$$
v_{D S}^{2}-\left[2\left(v_{G S}-V_{T}\right)+\frac{1}{K_{n} R_{D}}\right]+\frac{V_{D D}}{K_{n} R_{D}}=0
$$

## Example 4 (con't)

Plugging in the values:

$$
v_{D S}^{2}-[8.2 \mathrm{~V}] v_{D S}+3 \mathrm{~V}^{2}=0
$$

(Again, note units on the third term.) Use the quadratic formula to find the roots:

$$
v_{D S}=0.384 \mathrm{~V} \text { or } v_{D S}=7.82 \mathrm{~V} .
$$

Once again, we must determine which of these is consistent with the transistor being in ohmic, meaning that the root should be less than $v_{G S}-V_{T}=4 \mathrm{~V}$. The larger root is clearly too big. The smaller root works, so the correct answer is $v_{D S}=0.384 \mathrm{~V}$. Then

$$
i_{D}=\frac{V_{D D}-v_{D S}}{R_{D}}=\frac{15 \mathrm{~V}-0.384 \mathrm{~V}}{10 \mathrm{k} \Omega}=1.46 \mathrm{~mA}
$$

So the corrects answers are:

$$
i_{D}=1.46 \mathrm{~mA} \text { and } v_{D S}=0.384 \mathrm{~V} .
$$

Obviously, changing $R_{D}$ had a big effect on the transistor's mode of operation.

## Example 5

For the circuit shown, find $i_{D}, v_{D S}$, and calculate the power being dissipated in the NMOS and resistor for $V_{G G}=0.5 \mathrm{~V}, V_{G G}=2.5 \mathrm{~V}$, and $V_{G G}=5 \mathrm{~V}$.

For the NMOS, $V_{T}=1 \mathrm{~V}$ and $K_{n}=0.5 \mathrm{~mA} / \mathrm{V}^{2}$.
Again, this looks very much like Example 1, with different applied voltages. Consider each in turn.


In all cases, $v_{D S}=V_{D D}-i_{D} R_{D}$. In each case, we must find either $i_{D}$ or $v_{D S,}$ and then other quantity is easily calculated.
$V_{G G}=0.5 \mathrm{~V}$ :
$v_{G S}=V_{G G}=0.5 \mathrm{~V}<V_{T}!!\rightarrow$ the NMOS is off, and the current must be zero.

$$
i_{D}=0 \rightarrow v_{D S}=V_{D D}=5 \mathrm{~V} .
$$

With $i_{D}=0$, there is no power dissipated in either the transistor or the resistor.

## Example 5 (cont.)

$V_{G G}=2.5 \mathrm{~V}$ :
Now, $v_{G S}=V_{G G}=2.5 \mathrm{~V}>V_{T}$. $\rightarrow$ The NMOS is on.
Ohmic or saturation? It is not obvious, so let's guess saturation.

$$
\begin{aligned}
i_{D} & =K_{n}\left(v_{G S}-V_{T}\right)^{2} \\
& =\left(0.5 \mathrm{~mA} / \mathrm{V}^{2}\right)(2.5 \mathrm{~V}-1 \mathrm{~V})^{2}=1.125 \mathrm{~mA}
\end{aligned}
$$

Then

$$
v_{D S}=V_{D D}-i_{D} R_{D}=5 \mathrm{~V}-(1.125 \mathrm{~mA})(1 \mathrm{k} \Omega)=3.875 \mathrm{~V}
$$

Check:

$$
\begin{aligned}
& v_{G S}-V_{T}=1.5 \mathrm{~V} \\
& v_{D S}>v_{G S}-V_{T} \rightarrow \text { saturation confirmed } \\
& P_{N M O S}=v_{D S} \cdot i_{D}=(3.875 \mathrm{~V})(1.125 \mathrm{~mA})=4.36 \mathrm{~mW} \\
& P_{R S}=i_{D^{2}} \cdot R_{D}=1.27 \mathrm{~mW} .
\end{aligned}
$$

## Example 5 (cont.)

$V_{G G}=5 \mathrm{~V}:$
Now, $v_{G S}=V_{G G}=5 \mathrm{~V}>V_{T} \rightarrow$ the NMOS is still on.
Ohmic or saturation? We might suspect ohmic, but calculating saturation is easy, and there is not much penalty if we guess wrong.

$$
\begin{aligned}
i_{D} & =K_{n}\left(v_{G S}-V_{T}\right)^{2} \\
& =\left(0.5 \mathrm{~mA} / \mathrm{V}^{2}\right)(5 \mathrm{~V}-1 \mathrm{~V})^{2}=8 \mathrm{~mA}
\end{aligned}
$$

Then

$$
v_{D S}=V_{D D}-i_{D} R_{D}=5 \mathrm{~V}-(8 \mathrm{~mA})(1 \mathrm{k} \Omega)=-3 \mathrm{~V}
$$

Urk. Suspicion confirmed. It's not saturation so it must be ohmic. (See Example 4.)

$$
i_{D}=K_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]
$$

Invoking a second equation:

$$
v_{D S}=V_{D D}-i_{D} R_{D}
$$

## Example 5 (cont.)

We could do exactly as in Example 4, where we substituted for $i_{D}$ and then solved the quadratic for $v_{D S}$. But to mix things up a bit, let's substitute for $v_{D S}$, resulting in a quadratic for $i_{D}$.

$$
i_{D}=K_{n}\left[2\left(v_{G S}-V_{T}\right)\left(V_{D D}-i_{D} R_{D}\right)-\left(V_{D D}-i_{D} R_{D}\right)^{2}\right]
$$

Use a calculator. Or precede with the algebra. Rearranging:

$$
i_{D}^{2}+\left[\frac{2\left(v_{G S}-V_{T}\right)}{R_{D}}-\frac{2 V_{D D}}{R_{D}}+\frac{1}{K_{n} R_{D}^{2}}\right] i_{D}+\left[\frac{V_{D D}^{2}-2\left(v_{G S}-V_{T}\right) V_{D D}}{R_{D}^{2}}\right]=0
$$

(Hmm. This may have been easier the other way. Oh well.) Insert values.

$$
i_{D}^{2}-15 \mathrm{~mA}^{2}=0 \text {. (That's an interesting fluke of the numbers.) }
$$

The two roots are $i_{D}=-3.87 \mathrm{~mA}$ or $i_{D}=+3.87 \mathrm{~mA}$. It is pretty easy to pick the plausible root - the negative value is impossible. So with $i_{D}=3.87 \mathrm{~mA}$.

$$
\begin{aligned}
& v_{D S}=V_{D D}-i_{D} R_{D}=1.13 \mathrm{~V} \\
& P_{N M O S}=v_{D S} \cdot i_{D}=(1.13 \mathrm{~V})(3.87 \mathrm{~mA})=4.37 \mathrm{~mW} \\
& P_{R S}=i_{D}{ }^{2} \cdot R_{D}=15.0 \mathrm{~mW}
\end{aligned}
$$

## Example 6a

For the circuit shown, find $i_{D}, v_{G S}$, and $v_{D S}$. For the NMOS, $V_{T}=2 \mathrm{~V}$ and $K_{n}=0.25 \mathrm{~mA} / \mathrm{V}^{2}$. (This is an old-timey way to set up the DC current in a transistor circuit.)
Start by finding the Thevenin equivalent between the gate and ground of $R_{1}, R_{2}$, and $V_{D D}$. (This is a classic from 201.)

$$
V_{T h}=\frac{R_{2}}{R_{1}+R_{2}} V_{D D}=5 \mathrm{~V}
$$

and

$$
R_{T h}=R_{1} \| R_{2}=60 \mathrm{k} \Omega
$$

However, $R_{T h}$ is irrelevant since there is no DC gate current. Then the voltage at the gate is equal to $V_{T h}$, and the circuit is essentially identical to the one in Example 2.

## Example 6a (cont.)

Since $V_{T h}>V_{T}$, the NMOS must on. Assuming it is in saturation:

$$
i_{D}=K_{n}\left(v_{G S}-V_{T}\right)^{2}
$$

As seen in previous examples, $v_{G S}=V_{T h}-i_{D} R_{S}$. Inserting into the current equation gives the expected quadratic equation:

$$
i_{D}=K_{n}\left(V_{T h}-i_{D} R_{S}-V_{T}\right)^{2}
$$

Solve it now with a calculator or do the algebra, which is nearly identical to previous examples. The end result is:

$$
i_{D}^{2}-\left[2\left(\frac{V_{T h}-V_{T}}{R_{S}}\right)+\frac{1}{K_{n} R_{S}^{2}}\right] i_{D}+\left(\frac{V_{T h}-V_{T}}{R_{S}}\right)^{2}=0
$$

Plug in the numbers

$$
i_{D}^{2}-(10 \mathrm{~mA}) i_{D}+9 \mathrm{~mA}^{2}=0 \rightarrow i_{D}=1 \mathrm{~mA} \text { or } i_{D}=9 \mathrm{~mA}
$$

9 mA is too big, as we have seen before, so the correct value is 1 mA .
Then $v_{D S}=V_{D D}-i_{D}\left(R_{D}+R_{S}\right)=4.3 \mathrm{~V}$ and $v_{G S}=V_{T h}-i_{D} R_{S}=4 \mathrm{~V}$.
We see that $v_{D S}>v_{G S}-V_{T}$, consistent with the NMOS in saturation.

## Example 6b

Same as example 6 a , but the value for $R_{2}$ is increased to $680 \mathrm{k} \Omega$. It is the same NMOS:
$V_{T}=2 \mathrm{~V}$ and $K=0.25 \mathrm{~mA} / \mathrm{V}^{2}$.
Following the same procedure as Example 6a, we use the Thevenin between the gate and ground: $V_{T h}=8.5 \mathrm{~V}$ and $R_{T h}=102 \mathrm{k} \Omega$. ( $R_{T h}$ is still irrelevant.)
We have seen enough examples already that we might be a bit suspicious about this one. The larger voltage at the gate implies that there will be more drain current, and the larger current will lead to a smaller $v_{D S}$. The NMOS may well be working in the ohmic mode. So let's start by guessing ohmic, in which case the current is

$$
i_{D}=k_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]
$$



## Example 6b (cont.)

In the ohmic current equation, we don't know $i_{D}, v_{G S}$, or $v_{D S}$. So we need more equations. For $v_{G S}$ and $v_{D S}$, we can write:

$$
v_{G S}=V_{T h}-i_{D} R_{S} \text { and } v_{D S}=V_{D D}-i_{D} R_{D}-i_{D} R_{S}
$$

Plugging in:

$$
i_{D}=K_{n}\left[2\left(V_{T h}-i_{D} R_{S}-V_{T}\right)\left(V_{D D}-i_{D} R_{D}-i_{D} R_{S}\right)-\left(V_{D D}-i_{D} R_{D}-i_{D} R_{S}\right)^{2}\right]
$$

Yikes! This looks very unpleasant. Plug into a solver. Or do the algebra (Urk):

$$
i_{D}^{2}+\left[\frac{2\left(V_{T h}-V_{T}\right)\left(R_{S}+R_{D}\right)-2 V_{D D} R_{D}+\frac{1}{K_{n}}}{R_{S}^{2}-R_{D}^{2}}\right] i_{D}+\left[\frac{2\left(V_{T h}-V_{T}\right) V_{D D}-V_{D D}^{2}}{R_{S}^{2}-R_{D}^{2}}\right]=0
$$

(Note that we must be careful if $R_{S}=R_{D}$. But, if they are equal, it is no longer a quadratic - the math is actually a bit easier.) Now plug in numbers:

$$
i_{D}^{2}-(0.7539 \mathrm{~mA}) i_{D}-1.4225 \mathrm{~mA}^{2}=0 \rightarrow i_{D}=1.63 \mathrm{~mA} \text { or } i_{D}=-0.874 \mathrm{~mA}
$$

The negative value is not possible, so the correct current is 1.63 mA .
Then $v_{D S}=V_{D D}-i_{D}\left(R_{D}+R_{S}\right)=0.721 \mathrm{~V}$ and $v_{G S}=V_{T h}-i_{D} R_{S}=6.87 \mathrm{~V}$.
We see that $v_{D S}<v_{G S}-V_{T}$, consistent with the NMOS in ohmic. Whew!

## Example 7

Design the circuit at right (by choosing $K_{n}$ for the NMOS and the value of $R_{S}$ ) so that $i_{D}=1 \mathrm{~mA}$ and $v_{D S}=2.5 \mathrm{~V}$. The NMOS has $V_{T}=1 \mathrm{~V}$.

By writing a loop equation around the drainsource loop, we see that $v_{R S}=V_{D D}-v_{D S}=2.5 \mathrm{~V}$. And so the value of should be

$$
R_{S}=(2.5 \mathrm{~V}) /(1 \mathrm{~mA})=2.5 \mathrm{k} \Omega .
$$

Now writing a loop equation around the gatesource loop, we see that

$$
v_{G S}=V_{G G}-v_{R S}=4 \mathrm{~V}-2.5 \mathrm{~V}=1.5 \mathrm{~V}
$$

Since $v_{D S}=2.5 \mathrm{~V}$, having $v_{G S}=1.5 \mathrm{~V}$ means that the NMOS will be operating in saturation.
In saturation, $i_{D}=K_{n}\left(v_{G S}-V_{T}\right)^{2}$, so

$$
K_{n}=\frac{i_{D}}{\left(v_{G S}-V_{T}\right)^{2}}=\frac{1 \mathrm{~mA}}{(1.5 \mathrm{~V}-1.5 \mathrm{~V})^{2}}=4 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}
$$

## Example 8

Design the circuit at right (by choosing $K_{n}$ for the NMOS and the value of $R_{D}$ ) so that $i_{D}=10 \mathrm{~mA}$ and $v_{D S}=0.2 \mathrm{~V}$. The NMOS has $V_{T}=1 \mathrm{~V}$. How much power is being dissipated in the resistor and the NMOS?

Using KVL, if $v_{D S}=0.2 \mathrm{~V}$, then $v_{R D}=9.8 \mathrm{~V}$. For a current of 10 mA ,
 $R_{D}=v_{R D} / i_{D}=(9.8 \mathrm{~V}) /(10 \mathrm{~mA})=0.98 \mathrm{k} \Omega$.

We see that $v_{G S}=V_{G G}=5 \mathrm{~V}$ and with $v_{D S}=0.2 \mathrm{~V}$, the NMOS must be working in the ohmic region. For ohmic operation, $i_{D}=K_{n}\left[2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}\right]$.

$$
\begin{gathered}
K_{n}=\frac{i_{D}}{2\left(v_{G S}-V_{T}\right) v_{D S}-v_{D S}^{2}}=\frac{10 \mathrm{~mA}}{2(5 \mathrm{~V}-1 \mathrm{~V})(0.2 \mathrm{~V})-(0.2 \mathrm{~V})^{2}}=6.41 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}} \\
P_{R D}=(10 \mathrm{~mA})(9.8 \mathrm{~V})=98 \mathrm{~mW} \quad P_{N M O S}=(10 \mathrm{~mA})(0.2 \mathrm{~V})=2 \mathrm{~mW}
\end{gathered}
$$

## Example 9

For the circuit shown, find $i_{D}, v_{D S 1}$, and $v_{D S 2}$ for the two NMOS transistors in the circuit at right. Also, calculate the power being dissipated in each.

The two NMOS transistors have the same $V_{T}=1 \mathrm{~V}$, the same $\mu_{n} C_{o x}=0.1 \mathrm{~mA} / \mathrm{V}^{2}$, and the same gate length, $L=0.1 \mu \mathrm{~m}$. The gate width for M1 is $W_{1}=0.2 \mu \mathrm{~m}$, and for $\mathrm{M} 2 W_{2}=0.8 \mu \mathrm{~m}$.
$K_{n 1}=\frac{1}{2} \mu_{n} C_{o x} \frac{W_{1}}{L}=0.1 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}$ and $K_{n 2}=0.4 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}$.


Two NMOSs in one circuit! No resistors! Panic! Actually, no need to panic - the basic rules still apply. Start by recalling that there are no gate currents to consider, so $i_{D 1}=i_{D 2}$. (We will just call it $i_{D}$.)

Next, we note that the M1 is connected gate to drain - it must be operating in saturation.
Also, using KVL, we know that $V_{D D}=v_{D S 1}+v_{D S 2}$.
Finally, $v_{G S 2}=V_{G G}$, and it is big enough to ensure that M 2 is on. We can then guess either saturation or ohmic operation. We will guess saturation.

## Example 9 (cont.)

If M2 is in saturation, then
$i_{D}=K_{n 2}\left(V_{G G}-V_{T}\right)^{2}=\left(0.4 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}\right)(3 \mathrm{~V}-1 \mathrm{~V})^{2}=1.6 \mathrm{~mA}$
The same current flows in M1, which we know must be in saturation. With $v_{G S 1}=v_{D S 1}$, we can write

$$
\begin{aligned}
& i_{D}=K_{n 1}\left(v_{G S 1}-V_{T}\right)^{2}=K_{n 1}\left(v_{D S 1}-V_{T}\right)^{2} \\
& v_{D S 1}=V_{T} \pm \sqrt{\frac{i_{D}}{K_{n 1}}}=1 \mathrm{~V} \pm \sqrt{\frac{1.6 \mathrm{~mA}}{0.1 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}}}=1 \mathrm{~V} \pm 4 \mathrm{~V}
\end{aligned}
$$

The drain-to-source voltage for M1 cannot be negative, so $v_{D S 1}=5 \mathrm{~V}$.
Finally, $v_{D S 2}=V_{D D}-v_{D S 1}=7 \mathrm{~V}$.
Checking M2: $v_{D S 2}$ is greater than $v_{G S 2}-V_{T}$, so saturation mode is confirmed.
Finally, $P_{M 1}=v_{D S 1} i_{D}=8 \mathrm{~mW}$ and $P_{M 2}=v_{D S 2} i_{D}=11.2 \mathrm{~mW}$.

## Example 10

For the circuit shown, find $i_{D 1}, v_{D S 1}, i_{D 2}$, and $v_{D S 2}$ for the two NMOS transistors at right. The two NMOS transistors have the same $V_{T}=1 \mathrm{~V}$, the same $\mu_{n} C_{o x}=0.1 \mathrm{~mA} / \mathrm{V}^{2}$, and the same gate length, $L=1 \mu \mathrm{~m}$. The gate width for M1 is $10 \mu \mathrm{~m}$, and the gate width for M 2 is $5 \mu \mathrm{~m}$.
$K_{n 1}=\frac{1}{2} \mu_{n} C_{o x} \frac{W_{1}}{L}=0.5 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}$ and $K_{n 2}=0.25 \frac{\mathrm{~mA}}{\mathrm{~V}^{2}}$.


Again, no need to panic. Let's start with a KCL equation: $i_{D 1}+i_{D 2}=i_{R D}$ Then we note that $v_{G S 1}=V_{G G 1}$ and $v_{G S 2}=V_{G G 2}-i_{D 2} R_{S}$. Since both $V_{G G 1}$ and $V_{G G 2}$ are greater than $V_{T}$, both transistors will be on. (Refer back to earlier examples to see those arguments again.)
Now, we have to guess for each NMOS: ohmic or saturation?
Let's try saturation for both. In that case, $i_{D 1}$ is easy

$$
i_{D 1}=K_{n 1}\left(V_{G G 1}-V_{T}\right)^{2}=0.5 \mathrm{~mA}
$$

## Example 10 (cont.)

And for M2 in saturation:

$$
i_{D 2}=K_{n 2}\left(v_{G S 2}-V_{T}\right)^{2}=K_{n 2}\left(v_{G G 2}-i_{D 2} R_{S}-V_{T}\right)^{2}
$$

We have solved that one before (see Example 2), either directly with a calculator or with some familiar algebra:

$$
\begin{aligned}
& i_{D}^{2}-\left[2\left(\frac{V_{G G 2}-V_{T}}{R_{S}}\right)+\frac{1}{K_{n 2} R_{S}^{2}}\right] i_{D}+\left(\frac{V_{G G 2}-V_{T}}{R_{S}}\right)^{2}=0 \\
& i_{D}^{2}-(12 \mathrm{~mA}) i_{D}+16 \mathrm{~mA}^{2}=0 \rightarrow i_{D 2}=1.53 \mathrm{~mA} \text { or } i_{D 2}=7.47 \mathrm{~mA}
\end{aligned}
$$

As we've seen before, the larger value is not consistent with M2 being in saturation, so $i_{D 2}=1.53 \mathrm{~mA}$, and $v_{G S 2}=V_{G G 2}-i_{D 2} R_{S}=3.47 \mathrm{~V}$.
We must be careful with calculating the drain-source voltages - the current through $R_{D}$ is $i_{D 1}+i_{D 2}=2.03 \mathrm{~mA}$. So, the voltage across $R_{D}$ is then 4.46 V .

$$
v_{D S 1}=V_{D D}-v_{R D}=5.54 \mathrm{~V} \text { and } v_{D S 2}=V_{D D}-v_{R D}-i_{D 2} R_{S}=4.01 \mathrm{~V}
$$

Both values are consistent with the transistors being in saturation. This wasn't too hard. (Although if one or both transistors were operating in ohmic...

