


oxide thickness

Overview of a modern CMOS process




2. grow a thin "pad" oxide


3. deposit silicon nitride



6. strip nitride & thin oxide, 7. grow thin screening oxide




10. diffusion to drive dopant deeper in the wells







13. Lithography and strip oxide from device regions14. grow thin gate oxide (critical step)




17. lithography and etch to form gates




18. lithography and implant for pmos source/drain 19. lithography and implant for nmos source/drain




20. lithography and etch for device contacts




21. deposit titanium




23. Anneal to form TiSi/TiN composite contacts




24. deposit oxide by CVD25. planarize by CMP (critical step!)




26. lithography and etch to form contact vias




27. Use selective CVD to fill vias with tungsten "plugs"



28. Deposit interconnect metal



29. lithography and etch to form interconnect traces



30+. Repeat to form subsequent interconnect layers

The various steps

- oxidation
- sub-micron lithography
- ion implantation and diffusion
- CVD to grown nitride and oxide layers
- plasma etching
- different metals (and means to deposit those)
- chemical-mechanical polishing
- multi-level interconnects